[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index] Re: [Xen-devel] [help] rsp in case of interrupt/exception in ring0
On Wed, 24 Feb 2010 08:35:31 +0000 "Jan Beulich" <JBeulich@xxxxxxxxxx> wrote: > >>> Mukesh Rathor <mukesh.rathor@xxxxxxxxxx> 24.02.10 04:39 >>> > >When a cpu is in hyp code and int/exception comes in, how/where is > >rsp saved? According to intel manual if there's no ring transition, > >then the cpu doesn't save ss/rsp. > > As you're apparently talking about x86-64, you probably simply read > the wrong (32-bit) part of the manual. On 64-bits, ss:rsp are always > getting saved, no matter whether there's a ring transition. > You are right, few pages later, it talks about 64. Usually, they'll say something about things being different on 64bit. Anyways. I'll email intel docs to fix it... thanks, Mukesh _______________________________________________ Xen-devel mailing list Xen-devel@xxxxxxxxxxxxxxxxxxx http://lists.xensource.com/xen-devel
|
Lists.xenproject.org is hosted with RackSpace, monitoring our |