[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

[Xen-devel] AMD extended migration CPU masks: why only on CPU 0?

To: <xen-devel@xxxxxxxxxxxxxxxxxxx>, Travis Betak <travis.betak@xxxxxxx>
From: Tim Deegan <Tim.Deegan@xxxxxxxxxx>
Date: Tue, 16 Feb 2010 17:43:52 +0000
Cc:
Delivery-date: Tue, 16 Feb 2010 09:44:42 -0800
List-id: Xen developer discussion <xen-devel.lists.xensource.com>

Hi Travis, 

In c/s 18402, the CPUID masks are only set once, on CPU 0.  Can you
explain why this doesn't have to happen on every core, or at least every
socket?  The white paper doesn't discuss it. 

Cheers,

Tim.

-- 
Tim Deegan <Tim.Deegan@xxxxxxxxxx>
Principal Software Engineer, XenServer Engineering
Citrix Systems UK Ltd.  (Company #02937203, SL9 0BG)

_______________________________________________
Xen-devel mailing list
Xen-devel@xxxxxxxxxxxxxxxxxxx
http://lists.xensource.com/xen-devel

Follow-Ups:
- Re: [Xen-devel] AMD extended migration CPU masks: why only on CPU 0?
  - From: Wei Huang

Prev by Date: [Xen-devel] [PATCH] Mask AMD CPUID masks in software before writing them to the MSRs.
Next by Date: Re: [Xen-devel] Kernel 2.6.31.6 pv_ops freeze on start
Previous by thread: [Xen-devel] [PATCH] Mask AMD CPUID masks in software before writing them to the MSRs.
Next by thread: Re: [Xen-devel] AMD extended migration CPU masks: why only on CPU 0?
Index(es):
- Date
- Thread

Lists.xenproject.org is hosted with RackSpace, monitoring our
servers 24x7x365 and backed by RackSpace's Fanatical Support®.