[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]

Re: [Xen-devel] [PATCH] mask cpuid TSC invariant bit for various circumstances (Take 2)


  • To: Dan Magenheimer <dan.magenheimer@xxxxxxxxxx>, "Xen-Devel (E-mail)" <xen-devel@xxxxxxxxxxxxxxxxxxx>
  • From: Keir Fraser <keir.fraser@xxxxxxxxxxxxx>
  • Date: Fri, 06 Nov 2009 07:18:09 +0000
  • Cc:
  • Delivery-date: Thu, 05 Nov 2009 23:18:37 -0800
  • List-id: Xen developer discussion <xen-devel.lists.xensource.com>
  • Thread-index: AcpeZHPcRq2yMsrISR2YFtig5R3aCAATNbms
  • Thread-topic: [Xen-devel] [PATCH] mask cpuid TSC invariant bit for various circumstances (Take 2)

On 05/11/2009 21:50, "Dan Magenheimer" <dan.magenheimer@xxxxxxxxxx> wrote:

> Mask cpuid TSC invariant bit for some circumstances
> and expose it for others.  On upstream Linux kernels,
> non-zero Invariant TSC bit permanently selects TSC
> as the clocksource (currently on Intel only).  When
> these kernels run on Xen, when migration is possible
> and TSC is unemulated, this can cause much weirdness.
> But exposing non-zero Invariant TSC has performance
> advantages so we want to expose it when it is safe.
> (Note leaving it exposed/unexposed for dom0 is not an
> issue.)

I think I pushed you into changing this in a way I like even less. :-) I can
live with your original patch, so I'll check that in after all.

 -- Keir



_______________________________________________
Xen-devel mailing list
Xen-devel@xxxxxxxxxxxxxxxxxxx
http://lists.xensource.com/xen-devel


 


Rackspace

Lists.xenproject.org is hosted with RackSpace, monitoring our
servers 24x7x365 and backed by RackSpace's Fanatical Support®.