[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index] RE: [Xen-devel] RE: [PATCH]xend: fix a typo in pci.py
Hi Kouya, Thanks for pointing this out. I didn't remember the time correctly. :-) I'll update the patch. Thanks, -- Dexuan -----Original Message----- From: Kouya Shimura [mailto:kouya@xxxxxxxxxxxxxx] Sent: 2009年3月2日 9:21 To: Cui, Dexuan Cc: Keir Fraser; xen-devel@xxxxxxxxxxxxxxxxxxx Subject: Re: [Xen-devel] RE: [PATCH]xend: fix a typo in pci.py Cui, Dexuan writes: > 2) When performing reset, we should sleep at least 100ms; in current code, > it's incorrect somewhere we sleep 0.2s and somewhere 0.01s. As long as I read "PCI Bus Power Management Interface Spec Rev 1.2", the state transition recovery time across D3hot/D0 is 10ms. Is it really neeeded to sleep 100ms? In the case of FLR, 100ms should be necessary. Thanks, Kouya _______________________________________________ Xen-devel mailing list Xen-devel@xxxxxxxxxxxxxxxxxxx http://lists.xensource.com/xen-devel
|
Lists.xenproject.org is hosted with RackSpace, monitoring our |