|
[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index] [Xen-changelog] [xen staging] xen/arm64: head: Setup TTBR_EL2 in enable_mmu() and add missing isb
commit 64f996dee1a3cef9d5bcbd566522316ba133a1f8
Author: Julien Grall <julien.grall@xxxxxxx>
AuthorDate: Sat Apr 13 22:55:18 2019 +0100
Commit: Julien Grall <julien.grall@xxxxxxx>
CommitDate: Sat Sep 7 12:09:45 2019 +0100
xen/arm64: head: Setup TTBR_EL2 in enable_mmu() and add missing isb
At the moment, TTBR_EL2 is setup in create_page_tables(). This is fine
as it is called by every CPUs.
However, such assumption may not hold in the future. To make change
easier, the TTBR_EL2 is not setup in enable_mmu().
Take the opportunity to add the missing isb() to ensure the TTBR_EL2 is
seen before the MMU is turned on.
Signed-off-by: Julien Grall <julien.grall@xxxxxxx>
Reviewed-by: Stefano Stabellini <sstabellini@xxxxxxxxxx>
---
xen/arch/arm/arm64/head.S | 7 +++++--
1 file changed, 5 insertions(+), 2 deletions(-)
diff --git a/xen/arch/arm/arm64/head.S b/xen/arch/arm/arm64/head.S
index 19a64b1cf4..12a7edfdd2 100644
--- a/xen/arch/arm/arm64/head.S
+++ b/xen/arch/arm/arm64/head.S
@@ -495,9 +495,7 @@ create_page_tables:
cmp x19, #XEN_VIRT_START
cset x25, eq /* x25 := identity map in place, or not */
- /* Write Xen's PT's paddr into TTBR0_EL2 */
load_paddr x4, boot_pgtable
- msr TTBR0_EL2, x4
/* Setup boot_pgtable: */
load_paddr x1, boot_first
@@ -625,6 +623,11 @@ enable_mmu:
tlbi alle2 /* Flush hypervisor TLBs */
dsb nsh
+ /* Write Xen's PT's paddr into TTBR0_EL2 */
+ load_paddr x0, boot_pgtable
+ msr TTBR0_EL2, x0
+ isb
+
mrs x0, SCTLR_EL2
orr x0, x0, #SCTLR_Axx_ELx_M /* Enable MMU */
orr x0, x0, #SCTLR_Axx_ELx_C /* Enable D-cache */
--
generated by git-patchbot for /home/xen/git/xen.git#staging
_______________________________________________
Xen-changelog mailing list
Xen-changelog@xxxxxxxxxxxxxxxxxxxx
https://lists.xenproject.org/xen-changelog
|
![]() |
Lists.xenproject.org is hosted with RackSpace, monitoring our |