|
[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index] [Xen-changelog] [xen master] xen:arm64: Add SCIF UART support for earlyprintk
commit f4184ef58ce03e93bd597bf16dc89eebf674f6ca
Author: Iurii Konovalenko <iurii.konovalenko@xxxxxxxxxxxxxxx>
AuthorDate: Thu Jul 27 17:50:12 2017 +0300
Commit: Stefano Stabellini <sstabellini@xxxxxxxxxx>
CommitDate: Tue Aug 1 13:25:39 2017 -0700
xen:arm64: Add SCIF UART support for earlyprintk
Add support for a SCIF compatible UART found in Renesas R-Car Gen3 SoCs.
Signed-off-by: Iurii Konovalenko <iurii.konovalenko@xxxxxxxxxxxxxxx>
Signed-off-by: Iurii Mykhalskyi <iurii.mykhalskyi@xxxxxxxxxxxxxxx>
Signed-off-by: Andrii Anisov <andrii_anisov@xxxxxxxx>
Acked-by: Julien Grall <julien.grall@xxxxxxx>
Acked-by: Stefano Stabellini <sstabellini@xxxxxxxxxx>
---
xen/arch/arm/arm64/debug-scif.inc | 53 +++++++++++++++++++++++++++++++++++++++
1 file changed, 53 insertions(+)
diff --git a/xen/arch/arm/arm64/debug-scif.inc
b/xen/arch/arm/arm64/debug-scif.inc
new file mode 100644
index 0000000..c351c07
--- /dev/null
+++ b/xen/arch/arm/arm64/debug-scif.inc
@@ -0,0 +1,53 @@
+/*
+ * xen/arch/arm/arm64/debug-scif.inc
+ *
+ * SCIF specific debug code
+ *
+ * Oleksandr Tyshchenko <oleksandr.tyshchenko@xxxxxxxxxxxxxxx>
+ * Iurii Konovalenko <iurii.konovalenko@xxxxxxxxxxxxxxx>
+ * Iurii Mykhalskyi <iurii.mykhalskyi@xxxxxxxxxxxxxxx>
+ * Copyright (C) 2014-2016, Globallogic.
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License as published by
+ * the Free Software Foundation; either version 2 of the License, or
+ * (at your option) any later version.
+ *
+ * This program is distributed in the hope that it will be useful,
+ * but WITHOUT ANY WARRANTY; without even the implied warranty of
+ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
+ * GNU General Public License for more details.
+ */
+
+#include <asm/scif-uart.h>
+
+/*
+ * SCIF UART wait UART to be ready to transmit
+ * xb: register which contains the UART base address
+ * c: scratch register
+ */
+.macro early_uart_ready xb c
+1:
+ ldrh w\c, [\xb, #SCIF_SCFSR] /* <- SCFSR (status register) */
+ tst w\c, #SCFSR_TDFE /* Check TDFE bit */
+ beq 1b /* Wait for the UART to be ready */
+.endm
+
+/*
+ * SCIF UART transmit character
+ * xb: register which contains the UART base address
+ * wt: register which contains the character to transmit
+ */
+.macro early_uart_transmit xb wt
+ strb \wt, [\xb, #SCIF_SCFTDR] /* -> SCFTDR (data
register) */
+ ldrh \wt, [\xb, #SCIF_SCFSR] /* <- SCFSR (status
register) */
+ and \wt, \wt, #(~(SCFSR_TEND | SCFSR_TDFE)) /* Clear TEND and
TDFE bits */
+ strh \wt, [\xb, #SCIF_SCFSR] /* -> SCFSR (status
register) */
+.endm
+
+/*
+ * Local variables:
+ * mode: ASM
+ * indent-tabs-mode: nil
+ * End:
+ */
--
generated by git-patchbot for /home/xen/git/xen.git#master
_______________________________________________
Xen-changelog mailing list
Xen-changelog@xxxxxxxxxxxxx
https://lists.xenproject.org/xen-changelog
|
![]() |
Lists.xenproject.org is hosted with RackSpace, monitoring our |